A low-power, low-phase noise, high tuning range, and fully integrated inductorless RC-VCO (voltage-controlled oscillator) for OC-48 application is designed and simulated in standard 0.18 µm CMOS technology. The proposed inductorless RC-VCO has a simulated phase noise of -141 dBc/Hz at 1 MHz offset from the carrier frequency of 2.4 GHz, with a bias current of 605 µA and voltage headroom of 1.8 V. It has 50% tuning range at 2.4 GHz of operating frequency and consumes 1.09 mW of power. This RC-VCO shows a figure of merit performance of -208.2 dBc/Hz at the desired frequency.
INTRODUCTION
A CMOS VCO (voltage-controlled oscillator) which is commonly built using ring structures, relaxation circuits, or an LC resonant circuit are one of the important blocks in data communication that requires low-phase noise performance [1, 2] . In an optical communication network as in the OC-48 transceiver application, a clock data recovery unit at the receiver restores the clock from the received data through the integration of phase locked loop (PLL), where a VCO is the heart of the PLL [3] . Ring oscillator finds a wide adaptation due to its system on chip integration, while achieving comparatively wide tuning range with low-voltage headroom consumption. The random fluctuations of the output phase addressed as jitter or phase noise in VCOs outlines a major setback in an efficient design [4] . The existence of various topologies of high-frequency ring oscillators highlight an essential design breakthrough optimizing to the power dissipation, tuning range, and phase noise or jitter.
To overcome the constraint of power dissipation and phase noise, VCOs with reduced number of delay stages and in the operation of sub-threshold region had been widely adapted [5] . Ring oscillator comparatively suffers from high-phase noise degradation respective to the resonant-based RC-oscillator, in the absence of high-Q, frequency selective elements. Ring oscillator with differential delay stages exhibit greater immunity to common mode noise such as the supply disturbance and substrate-induced noise [6] .
In the motivation of integrating VCOs with low-power dissipation and low-phase noise, this work presents a three-stage ring oscillator designed and simulated utilizing 0.18 µm standard CMOS technology, tunable from 1.6 to 2.6 GHz. A wide tuning range is achieved by substituting resistive composite load. Section 2 discusses the proposed structure of the ring oscillator, followed by a brief review on the concept of phase noise estimation in Section 3. The simulated result coupled with the performance comparison respective to the figure of merit (FoM) factor is presented in Section 4.
PROPOSED RING OSCILLATOR

Ring Oscillator
The proposed ring oscillator is fundamentally constructed by cascading series of delay cells, complying with the Barkhausen oscillation criterion of gain and phase shift [7] . Addressing the need of low-voltage headroom design, which leads to the increased delay cell integration, parallel differential amplifier cells are integrated in achieving high-speed operation in the penalty of increased power consumption. Slashing the number of delay cells reflects in a high-speed operation with low-power consumption, added with enhanced phase noise performance [8] . Barkhausen criterion highlights the need of increased number of cascaded differential amplifier based delay cells. Alternatively, the adaptation of partial positive feedback in each stage flexes the stringent requirement of increased number of delay cells integration while achieving low-power, high-speed operation and high level of on chip system integration [5] . Substituting s=jw in (1), the oscillation frequency is found to be:
where,
Phase Noise
The phase noise insights the decision on the tradeoffs of power, area, and noise performance. The phase noise is predicted by the concept of impulse sensitivity function (ISF) [4] .
In this method, the input system is injected current pulse at the oscillating node and the corresponding output illustrates the resulting phase shift of the oscillating signal. The resulting input-output transfer function is cyclostationary and changes with the phase of the oscillating signal at the moment of injection but is linear at any given phase instant. The phase noise is estimated through the ISF approximation by plotting the output-referred current noise. The phase noise performance comparison is given by FoM and is expressed as [1] . where, L{f m } is the phase noise at a given offset, f m and f osc is the center frequency of oscillation. P diss is the dc power dissipation.
SIMULATION RESULTS
HSPICE simulations were performed adapting transistor models of 1.8V/0.18µm standard CMOS process. Figure 3 illustrates the tuning characteristic of the proposed VCO. The variation of control voltage is between 0.6 to 1.0 V, which results in a respective frequency from 1.6 to 2.6 GHz corresponding to 50% of tuning range, thus encapsulating the OC-48 operating frequency [9] .
The differential ring oscillator draws 605 µA of current from 1.8 V supply. The phase noise computed via ISF approximation shows a phase noise of -141 dBc/Hz at 1 MHz offset from 2.4 GHz center frequency. Figure 4 shows the simulated phase noise characteristic. The output spectrum of the oscillator operating at 2.4 GHz of oscillation frequency is illustrated in Figure 5 .
The maximum peak is observed at 2.4 GHz of oscillation frequency, with the spectrum of accompanying skirting spurs.
Simulation result confirming good transient stability against temperature variation is illustrated in Figure 6 . The circuit is verified across a temperature range of -45°C to 125°C. Figure 6 illustrates the scattered distribution of the transient span at the discrete temperature of -25°C, -15°C, +55°C, +95°C, and +115°C. Over the described temperature span, the average common mode dc is evidently constant in a confined output swing.
To compare the performance of the present work with numerous ring oscillator which had been published, Table 1 enlists the performance comparison with other literature reports. The present oscillator achieves a FoM of -208.23 dBc/Hz, which is superior to the recent published findings. The proposed architecture also reports a significant reduction in power dissipation.
CONCLUSION
In this paper, a three-stage differential ring oscillator is introduced. Validation through simulation observes a superior phase noise performance of -141 dBc/Hz while consuming 1.09 mW of power. The differential ring oscillator illustrates a 50% tuning range at 2.4 GHz of operating frequency. The circuit also demonstrates a superior FoM performance in comparison with the reported work over a similar frequency range.
